

Lab: 0101

The Day Your Circuit Learns to Remember.


From Combinational to Sequential – II

How a circuit gains memory — and how a clock keeps that memory sane.

CSA222: Modern Computer Architecture

The Clock: The System Heartbeat

One periodic signal synchronises every flip-flop in the chip.



Frequency: $f = 1 / T$

Example: A 3 GHz CPU has $T = 0.33$ nanoseconds $\rightarrow$ 3 billion edges per second.

WHY ONE CLOCK

Every flip-flop updates on the same edge.


That shared instant is what keeps a whole chip's state consistent — everyone steps together.

The clock is the drummer the entire orchestra follows. Lose sync, lose everything.


How a Clock is Made Using Logic Gates

A clock is generated using an **oscillator** – a feedback loop of inverters (NOT gates).

1. Ring Oscillator using Inverters (Odd number)



2. Output Clock Waveform



3. How it Works

- Signals pass through the inverters and are inverted.
- The feedback loop with an odd number of inverters causes continuous toggling.
- The output of any inverter is a continuous square wave (clock).

Key Points

- Use an odd number of inverters (3, 5, 7, ...).
- Each inverter adds a small delay.
- Total delay around the loop decides the clock period (T).

Level-Triggered vs Edge-Triggered

The difference between 'listen the whole time' and 'listen for one instant'.

LEVEL-TRIGGERED (latch)

- Active during an entire clock LEVEL (high or low).
- Transparent — output tracks input the whole window.
- Simpler, fewer gates.
- Risky: data can slip through unintentionally.

EDGE-TRIGGERED (flip-flop)

- Active only at the clock EDGE (rising or falling).
- Samples input at one instant, then locks.
- More gates, but predictable.
- The safe choice for pipelines & registers.


↑ rising edge

An edge is a MOMENT (0→1 transition), not a duration. That's why edge-triggering samples cleanly.


Transparency Is Sometimes a Problem

Anything that wiggles on D while E is high lands on Q. Glitches included. That's why CPUs don't use latches for the critical path.

D LATCH · TRANSPARENT




D FLIP-FLOP · EDGE TRIGGERED



Same noisy D. Same clock. Latch propagates everything. Flip-flop ignores everything except the value at the rising edge.

The D Flip-Flop

Samples D on the rising clock edge, then holds it for the whole cycle.



The small triangle on the clock input is the universal symbol for 'edge-triggered'.

THE RULE


At each rising edge of CLK:
 $Q \leftarrow D$ (sampled once).

Between edges: Q is frozen, no matter what D does.

So D can wiggle all it wants — only its value AT the edge is captured. This solves the transparency problem completely.

How Edge-Triggering Works: Master-Slave

Two latches in series on opposite clock phases — data can only advance one step per cycle.



THE HAND-OFF

The two latches are **NEVER** transparent at the same time.


When the master listens, the slave is locked — and vice versa.

So data can't race straight through. It's a two-stage airlock for one bit.

Master captures D while CLK is high; slave passes it on the falling edge. Result: one clean update per cycle.

From Latch to Flip-Flop · The Clock

An edge-triggered flip-flop is a latch that opens for an instant on the clock edge — too briefly for glitches to pass.



D Flip-Flop · Verilog

Procedural this time. The `always @(posedge clk)` block tells the simulator: 'evaluate this only at the rising edge of clk'.

```
d_ff.v
// Positive-edge-triggered D flip-flop
module d_ff (
    input wire clk,
    input wire d,
    output reg q // reg, not wire
);
    always @(posedge clk) begin
        q <= d; // nonblocking
    end
endmodule
```

THREE THINGS NEW

- output reg — q is now a procedural variable. wire can't be assigned inside always.
- always @(posedge clk) — the block runs once each time clk goes 0→1. Never any other time.
- <= (nonblocking) — the update happens at the end of the time step. Next slide explains why this matters.

D Flip-Flop · Testbench

Drive a clock. Drive D with deliberate noise between edges. Verify Q only changes on rising edges.

ff_tb.v


```
module ff_tb;
  reg clk, d; wire q;
  d_ff dut(.clk(clk), .d(d), .q(q));
  initial clk = 0;
  always #5 clk = ~clk; // period = 10 ns
  initial begin
    $dumpfile("ff.vcd"); $dumpvars(0, ff_tb);
    d = 0; #3; // before 1st edge
    d = 1; #1; // glitch up
    d = 0; #1; // glitch down - edge at t=5
    d = 1; #6; // settle to 1
    d = 1; #10; // hold across 2 edges
    d = 0; #10;
    $finish;
  end
endmodule
```

EXPECTED Q

- Q stays 0 until t=5.
- At t=5 (rising edge), D was 0 → Q stays 0.
- At t=15, D = 1 → Q goes to 1.
- All intermediate glitches on D are ignored.

D Flip-Flop · What the Waveform Shows

CLK ticks. D wiggles. Q updates only at the up-arrows. Everything else gets thrown away.



Notice Q ignores all the glitches on D between edges. It samples only at the four red arrows.


Side by Side · D Latch vs D Flip-Flop

Same circuit symbol, very different behaviour. Memorize this table — it's the most-asked digital-design interview question.

	D Latch	D Flip-Flop
Control signal	Enable (level)	Clock (edge)
Output during 'active'	Q follows D continuously	Q samples once, then holds
Transparent?	Yes — D wiggles, Q wiggles	No — Q is opaque between edges
Glitches on D propagate?	Yes	No
Verilog body	assign (or always @(*))	always @(posedge clk)
Output type	wire	reg
Used in modern CPUs?	Rarely — special cases only	Everywhere — pipelines, registers

Setup Time & Hold Time

Data must be STABLE in a window around the clock edge — before and after.



THE ANALOGY

Taking a photo of a moving object.

The subject must hold still just before AND just after the shutter clicks, or the picture blurs.

Same for a flip-flop: change D inside the setup/hold window and the captured bit is a blur — undefined.

Setup & Hold Time · The Fine Print

The flip-flop only samples reliably if D is stable for a small window around the rising edge. Violate that window and Q goes metastable.

t_{setup}

how long D must be
stable BEFORE the edge

t_{hold}

how long D must be
stable AFTER the edge

t_{cq}

delay from the edge
to Q being valid

WHAT GOES WRONG

If D changes inside the $[\text{edge} - t_{\text{setup}}, \text{edge} + t_{\text{hold}}]$ window, the flip-flop captures neither 0 nor 1 cleanly. Q enters a metastable state — somewhere between rails — and may stay there for many gate-delays before snapping to one or the other. This is why CPU pipelines have synchronizers at every clock-domain crossing.

When to Use a Latch

Flip-flops won the war, but latches still show up in three specific places. Knowing why matters more than memorizing them.

01

SRAM cells

Every bit of cache is two cross-coupled inverters — essentially an SR latch. There are billions of these on a modern die.

02

Time-borrowing

In pipelines too tight for one clock period, designers insert a latch between two flop stages. The latch lets a slow operation 'borrow' time from the next cycle.

03

Asynchronous resets

Reset logic is often latched, not flopped — you want to be sure the reset signal sticks even if the clock isn't running yet.

Everywhere else — pipeline registers, control state, the PC, ALU result registers — it's flip-flops.

Common Errors · And the Fix

Five traps that catch most students. Glance now and save yourself half an hour of waveform-staring.

- | | | |
|---|---|--|
|  | Declared q as wire inside the flip-flop | Procedural assignments need reg. Verilog will refuse to compile and the error message points at the wrong line. Change wire to reg. |
|  | Used `=` instead of `<=` in posedge block | Compiles fine, often even simulates fine. But cascaded stages get the wrong values when clk-skew matters. Use <= in every posedge block, every time. |
|  | Forgot the begin/end on multiline blocks | Verilog only ties the first statement to the @(posedge). Subsequent lines run as combinational logic. Wrap multi-line bodies in begin ... end. |
|  | Drove S and R high simultaneously in SR test | iverilog will report 'X' on q after release. That's not a bug — it's the forbidden state. Re-read slide 9 and gate your inputs. |
|  | Built a flip-flop and called it a latch | If your D propagates only at posedge clk, you have a flip-flop. A real latch uses always @(*) or continuous assigns with an enable wire. |

Why This Matters · What's Next

Every register on the CPU you'll build later is a row of D flip-flops. Every pipeline stage is a flop. Today is the foundation of all of that.

TODAY

One bit, one flop

You built the elementary unit of digital memory. From here, everything scales.

TOMORROW

Registers, banks

Stack 32 flip-flops side by side, share a clock — you have a 32-bit register. Build 32 of those, you have the register file.

REAL CHIPS

Pipelines and pacing

Every stage boundary in a CPU pipeline is a row of flops. Their setup/hold determines the max clock frequency.

BEYOND

FSMs and control

Combine flops with combinational logic and you have a finite-state machine. That's how every controller in a CPU works.

You just learned, in 90 minutes, the storage cell that ships in every CPU on Earth.

Rapid-Fire Recap

Three questions — shout the answers.

Q1**S = R = 1 on an SR latch is called...****forbidden****Q2****A D latch is transparent when E equals...****1****Q3****A D flip-flop samples D on the clock's...****rising edge**

All three instant? You've got the foundation — Lab 06 builds registers and register files from exactly this cell.



One latch. One flip-flop. One bit that remembers.

Next: registers, register files, and the first real piece of a datapath.



**Thanks
for
watching!**